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ABSTRACT
In this paper, we examine the integration potential and ex-
plore the design space of low power thermal reliable on-chip
interconnect synthesis featuring nanophotonics Wavelength
Division Multiplexing (WDM). With the recent advance-
ments, it is foreseen that nanophotonics holds the promise
to be employed for future on-chip data signalling due to its
unique power efficiency, signal delay and huge multiplexing
potential. However, there are major challenges to address
before feasible on-chip integration could be reached. In this
paper, we present GLOW, a hybrid global router to pro-
vide low power opto-electronic interconnect synthesis under
the considerations of thermal reliability and various physi-
cal design constraints such as optical power, delay and signal
quality. GLOW is evaluated with testing cases derived from
ISPD07-08 global routing benchmarks. Compared with a
greedy approach, GLOW demonstrates around 23%-50% of
total optical power reduction, revealing great potential of
on-chip WDM interconnect synthesis.
1. INTRODUCTION
As semiconductor technology roadmap extends into deeper
sub-micron domain, the development of future high perfor-
mance low power systems faces many key challenges. Among
them, VLSI interconnect plays more and more critical roles
due to: (1) growing ratio of interconnect versus gate delay;
(2) higher operating frequency and design complexity; (3)
challenging interconnect design for low power systems.
To address the interconnect challenges for future com-
puting systems, various alternative techniques have been
proposed as potential solutions (e.g., [1–3]). Among them,
nanophotonics devices and interconnect attract active re-
searches (e.g., [3–8]) due to their unique potential to make
high speed low power on-chip inteconnect.
The many recent advances in nanophotonics devices have
demonstrated great on-chip integration potential in nano-
scale optical modulators, photo-detectors, couplers, switches,
waveguides and WDM (Wavelength Division Multiplexing)
devices. Meanwhile researches on photonics device modeling
(e.g., [7]) and on-chip integration (e.g., [9–14]) have also in-
troduced new opportunities and challenges to the traditional
architectural and physical design methodologies. Specifi-
cally, on-chip networks and special architecture designs have
been proposed (e.g., [10, 13, 15]) to enable high throughput
network communication with on-chip nanophotonic WDM
links. Lately, active studies have been carried out to com-
pensate the temperature dependence of nanophotonic de-
vices at both fabrication level (e.g., [16, 17]) and on-chip
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network level (e.g., [18,19]) to assist the design and optimiza-
tion of thermal-reliable and power-efficient optical-electrical
systems-on-chips.
At physical design level, however, studies for efficient on-
chip photonics interconnect synthesis have been limited. An
early work by [9] employed straight line single channel opti-
cal waveguides to perform system-on-package optical routing
under some timing consideration. However, physical charac-
teristics were not considered for photonic devices. Important
issues such as optical link configuration, loss, thermal relia-
bility and signal integrity were not properly studied. In [14],
physical-layer effects (loss, power) are applied to photonics
Network-on-Chip performance evaluation. Yet without a
systematic CAD environment, it is difficult to design pho-
tonics architectures with optimal performance meanwhile
taking full advantage of the power budget. In [11, 12], a
photonic interconnect library was presented with a physical
synthesis framework for low optical power routing. But ther-
mal reliability and WDM mechanisms were not included.
In this paper, we employ nanophotonic on-chip WDM in-
terconnect (Fig. 1) to achieve high density/capacity in the
global routing stage. Based on device characterization and
modeling, we propose GLOW, a new hybrid global router
for power-efficient thermal-reliable physical synthesis featur-
ing WDM waveguide placement, optical channel allocations
and optical-electrical data converter planning. The rest of
the paper is organized as follows: in Section 2, we motivate
the WDM based optical routing problem under the critical
consideration of thermal reliability and summarize the main
contributions of this paper. In Section 3 we extend the Op-
tical Interconnect Library (OIL) in [12] by introducing ther-
mal and power related models of nanophotonics devices. In
Section 4 we present an overview of our proposed CAD flow,
followed by Section 5 and 6, in which we explain the de-
tailed formulation and algorithms for GLOW together with
an alternative greedy approach CAT. Section 7 presents the
results, followed by conclusion in Section 8.
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Figure 2: Thermal-aware WDM routing example
2. MOTIVATION AND CONTRIBUTIONS
With on-chip WDM providing great signal multiplexing
capacity, we motivate a global router to take advantage of
WDM channels under various physical design constraints
such as thermal reliability and timing. A simple scenario is
illustrated in Fig. 2. Given a net (A,B,C,D) to be routed
with node A as the driver pin, we aim to find a global routing
solution in optical-electrical domain to satisfy:
• Thermal reliability and functionality
• Minimal optical driving power required
• Signal integrity and data conversion quality
• Timing considerations and WDM channel utilization
• Legalization based on opto-electrical domain design rules
Definition i. WDM link : A special hybrid on-chip inter-
connect consisting of electrical wires and optical wavelength
division multiplexing devices for large signal capacity.
Definition ii. WDM trunk : The nanophotonic WDM
waveguide on a WDM link is also referred to as a trunk.
Definition iii. WDM channel : The carrier of a modu-
lated photonic signal on a WDM trunk. Each channel is
assigned a unique central wavelength λ. An optical signal
can be transmitted on a channel if its wavelength is between
λ- 1
2
BW and λ+ 1
2
BW , where BW is the channel bandwidth.
In Fig. 2, thermal issue refers to the scenario for which
on-chip temperature variation causes extra power loss, sig-
nal degradation or even malfunction to the nanophotnics de-
vices, such as modulator, photo-detector and WDM waveg-
uide. Without careful planning, an opto-electrical link could
fail due to big temperature change. During global routing,
regions with excessive thermal variation can be simply set as
blockages to avoid. Even for regions with acceptable ther-
mal variation, there are still trade-offs to seek between power
efficiency and thermal reliability, e.g., over-optimizing opti-
cal power efficiency could result in thermal failure, whereas
over-margining the thermal reliability can cause more opti-
cal power loss, especially for ring-structure resonators.
Moreover, during routing in the opto-electrical domain,
there are extra timing constraints to consider such that
the optical-electrical interconnects provide no worse criti-
cal path delay than the routing solutions in the electrical
domain. For example in Fig. 2, link A→B is routed with Cu
interconnect while links A→C, A→D are partially merged
with WDM trunks, meanwhile link A→D takes trunk1 due
to the thermal blockage between sink D and trunk2. Data
links from different nets must be assigned different wave-
lengths (i.e., channels) when sharing the same trunk.
For high WDM channel utilization rate, sharing onto a
single WDM trunk is encouraged unless timing and/or ther-
mal conditions are violated. In this case, path A→C would
tend to merge with link A→D onto trunk1, but it is prohib-
ited by the long delay from trunk1 to sink C.
Last but not the least, the final routing solution needs to
deliver signals strong enough to be picked up by the photo-
detector, meanwhile be legalized according to design rules
in both optical and electrical domains.
We summarize key contributions of this paper as follows,
• We propose a systematic CAD framework for on-chip
WDM synthesis to co-optimize power and thermal reliability
•We develop a new thermal reliability models for nanopho-
tonics devices considering WDM
• We formulate the optimal global routing problem with
Integer Linear Programming technique
• We evaluate the CAD framework with various testcases
derived from ISPD global routing benchmarks
3. NANOPHOTONICS DEVICE MODELS
We extend [12] with WDM modules to analyze on-chip
optical link configurations, taking into account of power,
loss, timing, temperature variation and thermal reliability.
3.1 Device Characterization
Based on current photonics fabrication technology, opti-
cal signalling has great advantage over low-K Cu intercon-
nect (11ps versus 37ps per mm on Metal5/6) for global nets.
Considering the delay overhead introduced by E-to-O and
O-to-E data conversions, we define critical length Lcrit as
the dimension of an on-chip link above which nanophoton-
ics yield shorter signal delay than pure Cu interconnects:
Tmod + Tdet + τo · L ≤ τe · L (1)
where Tmod is the E-to-O modulation delay/bit and Tdet is
the O-to-E photo-detection delay/bit; τo is signal delay per
mm on OWG, τe is the delay permm on Cu interconnect, L
is the length of the link. Solving Eqn. (1) gives us the range
of L, whose lower boundary defines Lcrit value in mm. The
devices employed in this paper are summarized in Table 1.
3.2 Thermal Reliability for WDM
Current on-chip WDM techniques mainly fall into the fol-
lowing categories: AWG (array waveguide) based, ring res-
onator based and thin film filter based, among which ring
resonator cavity based add-drop filter techniques are most
widely employed in architecture designs [13, 15, 19] due to
its compact footprint (potential ultra density) and demon-
strated high quality factor (Q). However, these devices can
be very sensitive to ambience temperature change.
On-chip temperature fluctuation causes the central oper-
ating frequency (wavelength) of a photonic device to drift. If
such a drift results in an off-set that falls outside the range of
operating bandwidth (BW), the device will degrade or even
malfunction. Especially for high energy efficiency on-chip
WDM devices with ring resonator structure, the quality fac-
tor Q [22] (defined as the energy stored in the cavity versus
the energy dissipated per unit cycle) is very high and BW
is very narrow, thus their temperature sensitivity could lead
to signal failure. The relationships between thermal relia-
Table 1: Device and interconnect model details
footprint speed on-chip loss E-power
mod 30X40um 14Gb/s [20] 2dB 0.7mW
footprint speed O-det power E-power
detector 20X20um 40Gb/s 0.1mW 1.3mW
delay optical loss thickness width
WDM 11ps/mm [7] 1.5dB/cm 230nm 450nm
delay thickness width repeater
Cu 37ps/mm 1um 0.4um 1.4mm
Cu interconnect on 22nm technology Metal5/6 with ρ=2.2µΩ·cm,
Rsheet=0.022Ω, C=2pF/cm. MOSFET models for optimal gate siz-
ing/repeater insertion are from Metal Gate/High-K/strained-Si PTM [21].
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bility, operating BW , quality factor Q and energy efficiency
are defined in Eqn.(2)-(4).
Q =
λ0
∆λFWHM
=
√
r1r2aLping
(1− r1r2a)λ0
(2)
ng(λ) = ne(λ) − λ
dne(λ)
dλ
(3)
BW = △f = fresonant
Q
(4)
where r1, r2, a, L are ring geometry related parameters, λ0
is the central working(resonant) wavelength of the ring mod-
ulator or detector. ne is a temperature dependent term, de-
noting the refractive index of the ring material (e.g., silicon).
Therefore within a relatively small range, we can trade-off
Q value for thermal reliability without causing aliasing be-
tween WDM channels of trunk. Such a trade-off comes at a
power loss penalty that needs to be minimized.
Based on Eqn.(2)-(4), we establish the thermal reliability
models for WDM related devices that are mainly based on
cavity based components (e.g., ring resonators and ring cou-
plers). The thermal reliability models are obtained through
exhaustive temperature dependent refractive index model-
ing/simulation, working bandwidth characterization, power
consumption/dissipation simulation and numerical methods
such as Finite-difference Time-domain (FDTD) device sim-
ulations on powerful computing platforms using [23].
4. OVERALL CAD FLOW
In this section, we present the overall flow of our system-
atic CAD framework for low power thermal-aware on-chip
WDM integration, using the models from Section 3.
In Fig. 3, we illustrate a top level flow diagram of our
proposed method, starting from a given input netlist and
on-chip temperature variation profile. The flow consists of 3
major stages: a Pre-routing stage that prepares the opti-
cal netlist and WDM trunk placement; a Global Routing
stage that serves as the core formulation of the WDM chan-
nel assignment problem based on various physical design
constraints; and a Post-routing stage that further exam-
ines the legalization issues in both the optical and electrical
domains. We detail the flow in Fig. 3 as follows.
4.1 Netlist Pre-processing
Netlist pre-processing step prepares the optical netlist with
an initial consideration of the timing condition which guar-
antees that the circuit timing does not degrade after employ-
ing nanophotonics (since each data conversion takes signif-
icant time). This step is mainly proposed to derive optical
netlist test cases from existing electrical benchmarks such
as ISPD07-08 global routing netlists. This step is very criti-
cal since it selects proper pins (nets or partial nets) from the
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Figure 4: A brief illustration of netlist pre-processing
electrically placed netlist to synthesize in theGlobal Rout-
ing stage. The selection is designed such that the minimal
Manhattan distance of all driver-sink pairs mapped onto the
optical domain is lower bounded by the critical length Lcrit.
This step serves to yield non-negative timing gain in the op-
tical domain than in the electrical domain. This aligns well
with critical length definition and discussions in Section 3.
The main technique involved is described as follows,
Pin Clustering: To cluster the electrically placed in-
put netlist based on manhattan distance using hierarchical
clustering method. In this case, we first construct the den-
drogram (illustrated in Fig. 4) and then pick out the clusters
satisfying the Lcrit dimension with a depth first search on
the dendrogram. The result of this procedure is a set of
clusters whose respective geometric medians are mapped to
the optical domain as pseudo-pins. These pseudo-pins form
the Optical Netlist, while the rest of pins within each cluster
remain on the electrical domain and are electrically intercon-
nected to their geometric median. Therefore, only 1 O-to-E
or E-to-O conversion is needed per cluster. This procedure
is briefly illustrated in Fig. 4, where a-f are pins of certain
net in the electrical netlist and ABD are pseudo pins (a par-
tial net) mapped onto the optical plane to represent clusters
with edges larger than Lcrit in the dendrogram. B is the
driver pin in optical domain since driver pin c lies in the bc
cluster in electrical domain.
4.2 Initial WDM Trunk Placement
Initial WDM trunk placement depend on the median of
geometry distributions of optical nets in the Optical Netlist
and is carried out in a partitioned manner across the whole
chip area according to Eq. (5) as a general guideline, until
the total number of WDM channels is sufficient to hold the
total number of optical nets/links in the netlist.
P lacetrunkk = med{med[net i]}
i ∈ Partitionk (5)
The partition based initial placement executes in steps:
• Continues for both horizontal and vertical directions
• Avoids over-heated regions marked as thermal blockages
• Partition ends when the number of WDM channels are
sufficient for the total number of links in the optical netlist.
• ExtraWDM trunks may need be added inPost-routing
4.3 Thermal-aware Low Power Routing
First, we define timing condition as the condition that
guarantees smaller signalling delay on the opto-electrical
link than on Cu interconnect. This is a critical consider-
ation since each additional O-E/E-O data conversion brings
significant delay. The thermal condition is defined to make
sure the local temperature variation does not fall out of the
working range of the ring modulators. In case of a violated
thermal condition: (1) Q value will be adjusted to trade-off
power efficiency for thermal reliability; (2) if (1) can not be
done without causing aliases between separate WDM chan-
nels, that particular region is set as a thermal blockage.
Algorithm 1 CAT : Channel Assignment for Thermal reliability
Input: (1) Initial WDM trunk placement
Input: (2) Temperature variation profile
Input: (3) Optical netlist
Generate L(link) as a set of all unassigned links/nets
Generate U(link) as a set of remaining available link resources
for each WDM trunki do
for each linkj in the optical netlist do
Calculate timing constraint on (linkj ,trunki)
Calculate thermal variation constraint on (linkj ,trunki)
end for
Form set S(linki) by links that satisfy Timing Condition
Sort S(linki) based on ascending Thermal Variation
Select linkk ∈ S(linki) in ascending index order
while linkk unassigned AND trunki has available channels do
Assign linkk to WDM trunki
Update set L(link)
end while
end for
if set U(link) = ∅ AND L(link) != ∅ then
Revise initial placement with more WDM resources
Execute CAT on unassigned links
end if
return WDM channel assignment AND optical power
Fig. 5 illustrates the routing problem after Pre-routing
stage, with off-chip laser sources whose driving power to each
WDM waveguide trunk varies depending on the total num-
ber of channels assigned. To constrain the solution space for
the global routing stage, we take the shortest distance route
when a pin is to connect to certain WDM trunk, i.e, data
converters (mod/det) are placed along WDM trunks.
For the core formulation of the Global Routing stage,
we propose 2 algorithms: (1) global routing with low power
WDM (GLOW ) as a major contribution of this paper; (2)
channel assignment under thermal consideration (CAT ) as
a comparison baseline. Details are in Section 5 and 6.
4.4 Post Routing Legalization
This stage is mainly to resolve the cases when multiple
rings are contending the same geometry location, causing de-
sign rule violations in the optical domain. For this paper, we
use simple perturbation based re-routing/adjustment tech-
niques, leaving other perspectives to detailed routing stages.
5. CAT ALGORITHM
CAT is designed as a greedy approach for Channel As-
signment under Thermal considerations. The basic motiva-
tion is to assign optical nets/links to WDM trunks in a se-
quential manner, meanwhile to combine timing and thermal-
awareness constraints locally for each WDM trunk. In par-
ticular, CAT picks all the local nets/link satisfying the tim-
ing condition and assign the least power consuming links to
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Figure 5: Our WDM based global routing scenario
fill the available channels to certain WDM waveguide, then
move onto the next waveguide. If eventually there are still
remaining nets unassigned, then the Initial Placement stage
will be repeated to include more WDM trunks/channels.
CAT is performed in 3 major steps: first, Initial WDM
Trunk Placement ; second, Timing and Thermal Condition
Calculation; third, Greedy Channel Assignment.
Initial WDM Trunk Placement: The same as Sec-
tion 4.2, which is used for both CAT and GLOW.
Timing and Thermal Condition Calculation: In this
step, all the WDM trunks are traversed in certain order
sequentially. For each trunk, timing/thermal conditions for
all optical links are calculated and updated.
Greedy Channel Assignment: For the channel assign-
ment, we use a greedy heuristic method which executes in 3
phases: Phase1: Form set S(linki) for WDM trunki with
the optical links that guarantee smaller signalling delay than
in the electrical domain. S(linki) is a set of link candidates
to be assigned to WDM trunki. Phase2: Sort the links in
S(linki) with Thermal Condition metric in ascending order.
Phase3: Assign links from S(linki) to trunki in ascending
order, until the total number of optical nets assigned reaches
Cmax. For more details of CAT, please refer to Algorithm 1.
6. GLOW ROUTING ALGORITHM
6.1 ILP Formulation
To formulate the optimal optical routing problem, we rep-
resent the assignment status of channels on WDM trunks
with integer binary variables (occupied or available) and use
the cross-term variables to model the optical power loss in-
troduced by WDM signal crossings, which is otherwise very
difficult to accurately characterize before the channel assign-
ment takes place. Table 2 details all the variables defined.
• n,m: total number of WDM trunks in the row and
column directions after initial placement, respectively.
• Wi: binary variables denoting the assignment status of
WDM trunk i. If Wi is 0, trunk i is not unassigned any
optical nets in the final routing solution, therefore will not
be turned on (no input laser power from its optical IO port);
if Wi is 1, trunk i is assigned certain nets, but may still has
available channels.
• Wij : binary variables numerically equal to Wi · Wj ,
where i ∈ [0, n − 1], j ∈ [n, n +m − 1]. 0 meaning trunk i
and trunk j are not physically crossed; vise versa.
• Strunkilinkk : binary variables, with 0 meaning link k is as-
signed onto WDM trunk i.
• Sum
trunkj
neti
: integer variables, representing the total num-
ber of optical nets assigned onto trunk j in the final solution.
• λ
trunkj
neti
: binary variables, 0 meaning net i is assigned
onto WDM trunk j in the global routing; vise versa.
We propose the following objective function for GLOW ’s
thermal-aware low power routing featuring on-chip WDM:
Minimize{Ptotal} w.r.t Wi, Wij , S
trunkj
linki
, λ
trunkj
neti
(6)
where
Ptotal = Ploss + Pdynamic (7)
Ploss = Pcross + Ptrunk thm + Pring thm + Ppath (8)
Pcross =
j∈[n,n+m−1]∑
i∈[0,n−1]
Wij ∗ P
ij
thm (9)
Ptrunk thm =
i∈all trunks∑
i
Wi ∗ P
i
trunk thm (10)
Table 2: Variables/parameters in ILP formulation
Name Description
Ptotal total laser power consumed
Ploss total on-chip laser power loss
Pdynamic total on-chip laser power for optical signaling
P0 base power consumption for a WDM trunk
Pcross total power loss due to trunk crossings
Ptrunk thm total power loss due to trunk thermal effects
Pring thm total power loss due to ring thermal effects
Ppath total power loss due to photon propagation
Pλi laser power on channel λi for optical signalling
P
ij
thm
laser power loss when trunk i, trunk j cross
P itrunk thm thermal related power loss on trunk i
P
linki
ring
laser power loss on the rings of link i
Wi BV: allocation status of trunk i
Wij BV: crossing status of trunk i and trunk j
S
trunkj
linki
BV: assignment status of link i onto trunk j
Sum
trunkj
neti
IV: # of links in net i assigned to trunk j
λ
trunkj
neti
BV: assignment status of net i onto trunk j
T
linki
var temperature variation on the rings of link i
Cmax channel capacity of each WDM trunk
PINmax max pin # in certain net of the optical netlist
tempthreshold temperature variation tolerance threshold
τe delay per unit length on Cu interconnect
τo delay per unit length on optical links
τconv delay overhead by data conversions
WLie Cu wire length on link i
WLio optical wire length on link i
HPWLlinki half parameter wire length of link i
Pring thm =
i∈all trunks∑
i
j∈all links∑
j
S
trunki
linkj
∗ P
linkj
ring (11)
Pdynamic =
i∈all trunks∑
i
j∈all nets∑
j
λ
trunki
netj
Pλi+
∑
i
WiP0 (12)
Eq. (6) above gives the objective function of GLOW as the
total power Ptotal required to drive the circuit. As shown
in Eq. (7), Ptotal is divided into 2 parts: the total opti-
cal power loss on chip Ploss, which is the amount of power
the drivers need to compensate for the guarantee of detec-
tion conditions on photo-detectors; and Pdynamic, the signal
switching power on WDM channel carriers.
Ploss is divided into 4 terms: waveguide crossing power,
thermal related WDM trunk power, thermal related ring
resonator power and the power to compensate propagation
loss of on-chip waveguide.
Pdynamic consists of 2 terms: P0 is the base power con-
sumption for each WDM trunk, it is a constant power cost
when turning on a N-channel WMD trunk; the 2nd term is
the switching power on all WDM channels, which is linearly
proportional to the number of channels utilized. Apparently,
WDM trunk multiplexing/sharing rate is to be maximized
in order to avoid unnecessary P0’s.
All power related terms are modeled according to Sec-
tion 3 and Section 4. Table 2 further details each term.
6.2 Physical Design Constraints
We present the detailed mathematical formulations of var-
ious routing constraints for GLOW as follows:
• Timing constraint: for each optical link, the routing
solution must not result in longer signal delay than HPWL
estimated delay in the electrical domain:
S
trunkj
linki
[τe∗WL
i
e+τo∗WL
i
o+τconv] ≤ τe∗HPWL
linki (13)
• Selection constraint: to make sure each link i is only
Algorithm 2 GLOW : Global Routing for Low Power WDM
Input: (1) Initial WDM trunk placement
Input: (2) Temperature variation profile
Input: (3) Optical netlist
for each WDM trunki do
for each optical linkj do
Calculate Pcross, PWDM thermal, Pring thermal
Calculate Pdynamic
Update Timing Constraint, Thermal Constraint
end for
end for
Invoke ILP solver
return WDM channel assignment AND optical/laser power
assigned to one WDM trunk. For each link i:
j∈all trunks∑
j
S
trunkj
linki
= 1 (14)
• Channel capacity constraint: to make sure each WDM
trunk does not exceed its capacity limit. For each trunk j:
i∈all nets∑
i
λ
trunkj
neti
≤ Cmax (15)
• Detection constraint: the final optical power at each
sink on each link must be large enough to be detected.
• Thermal constraint: for each link (pair of pins from
source to sink), local temperature variation be upper bounded
by tempthreshold to avoid performance degradation or mal-
function. For each link i and trunk j:
S
trunkj
linki
∗ T linkivar ≤ temp
threshold (16)
• Binary/Integer variable constraints: sinceWij and λ
trunkj
neti
are introduced to eliminate non-linear terms, the following
constraints must be enforced:
2Wij ≤ Wi +Wj ≤ 1 +Wij (17)
where i ∈ [0, n − 1], j ∈ [n, n+m− 1]
(2
∑k∈neti
k
S
trunkj
linkk
− 1)
2PINmax
≤ λtrunkjneti ≤ 2
k∈neti∑
k
S
trunkj
linkk
(18)
(2
∑
all nets
i=1 λ
trunkj
neti
− 1)
2Cmax
≤ Wj ≤ 2
all nets∑
i=1
λ
trunkj
neti
(19)
Here Equation(18) and (19) are enforced for two-fold rea-
sons: (1) we are able to calculate the number of optical nets
assigned to certain WDM trunk via optical link related vari-
ables; (2) to introduce non-linear relation between λ
trunkj
neti
and S
trunkj
linkk
under ILP formulation. For this part an inter-
mediate term Sum
trunkj
neti
is introduced by Equation(20):
Sum
trunkj
neti
=
k∈neti∑
k
S
trunkj
linkk
(20)
Equation(18)(19)(20) together make sure that if Sum
trunkj
neti
= 0, then λ
trunkj
neti
= 0; if Sum
trunkj
neti
> 0, then λ
trunkj
neti
= 1.
They serve as a binary comparator meanwhile still preserve
the linear programming formulation. Algorithm 2 summa-
rizes the pseudo-codes of the main steps of GLOW.
7. SIMULATION AND TESTING
Benchmarks and Simulation Setups: In Table 3 we
list 6 optical benchmarks: CK1-6, with net number ranging
Table 3: Simulation result comparisons between our proposed CAT and GLOW
Method CAT GLOW
Optical Netlist CK1 CK2 CK3 CK4 CK5 CK6 CK1 CK2 CK3 CK4 CK5 CK6
Net # 35 70 137 240 437 996 35 70 137 240 437 996
Pin # 95 187 391 658 1357 2698 95 187 391 658 1357 2698
Sink # 60 117 254 418 920 1702 60 117 254 418 920 1702
Trunk #a 4 11 12 25 46 138 5 16 22 40 87 193
Channel #b 36 72 138 286 570 1314 35 79 152 295 602 1408
Avg. Chan/trunk 9.0 6.55 11.5 11.44 12.39 9.52 7.0 4.94 6.9 7.38 6.92 7.29
Total trunk-length 4.8 13.2 14.4 30 55.2 165.6 6.0 19.2 26.4 48.0 104.4 231.6
Total powerc 1.45 4.68 6.81 13.8 27.26 65.52 1.00 2.48 5.27 7.25 16.63 32.86
Power reduc.% - - - - - - 31.0% 47.0% 22.6% 47.5% 39.0% 49.8%
a Each WDM trunk has up to 32 available channels at initial placement. Unassigned trunks will be turned off after routing.
b Unassigned WDM channels will be turned off (no laser input from off-chip) in the global routing stage.
c Total power consumption is normalized to the power consumed on CK1 by GLOW.
from 35 to 996. These test cases are derived from IPSD07-08
global routing contest benchmarks (with over 100K nets) by:
(1) up-scaling the chip dimension into centimeter scale; (2)
employing our proposed Optical Netlist Pre-processing tech-
niques to generate optical netlists. Considering the limited
integration volume of current on-chip WDM nanophotonics,
the sizes of these testing netlists are suitable.
For the hierarchical clustering procedure, Lcrit is set to
3.7mm for centimeter-scale chips. We assume all the in-
serted ring resonators are legalized and initially thermally
tuned. The on-chip thermal variation profiles are randomly
generated based on measured data of real processor chips.
The tolerance threshold tempth of the maximal range of tem-
perature variation is set to between 15 to 20 degrees, as
hard constraints in our problem formulation. Correspond-
ing wavelength off-set sensitivity of the WDM interconnect
is set to 0.12nm/degree C. For the WDM trunk initial place-
ment, we use 32-channel WDM trunks to start with, then
run the proposed global routing algorithms on 3.0GHz Linux
workstations with 8GB memories.
Result and Analysis: In Table 3, we show simulation
results of CAT and GLOW, with total power consumption
normalized to the power value that GLOW gives on CK1.
Compared with CAT, GLOW demonstrates around 23%-
50% of total power reductions on CK1-6, respectively.
Reasons of such improvement are mainly two-fold: first,
CAT only searches for local optimal solutions and assign
optical nets/links to WDM trunks in a sequential/local man-
ner, while GLOW aims at global optimal solution with math-
ematical programming techniques; second, CAT is not aware
of the waveguide crossing power, nor does it consider the
thermal related ring resonator power-reliability trade-off glob-
ally; on the other hand, the ILP formulation of GLOW al-
lows us to model all the key factors of optical power.
Also in Table 3 we show the WDM channel/trunk alloca-
tion of CAT and GLOW on CK1-6. We see that compared
with GLOW, CAT assigns fewer number of WDM trunks,
resulting in a slightly higher number of average WDM chan-
nels per trunk and shorter total length of on-chip WDM
waveguide. GLOW, however, works by assigning WDM
trunks/channels across the chip aiming at the global solution
of power consumption minimization under given thermal re-
liability requirements. This helps GLOW to bring down the
total power at the cost of some extra OWG wirelength. This
is acceptable since the fabrication costs of straight OWGs
are relatively low meanwhile there are resources on the sili-
con layer for the nanophotonics integration.
In some few cases when there are no feasible solutions
exist, the ILP formulation will not return valid WDM chan-
nel/trunk allocation strategy and the WDM trunk initial
placement must be adjusted (by adding more trunks). In
this paper, such adjustments are carried out in a progres-
sive and heuristic manner until feasible integer solutions are
found. With accelerated ILP, GLOW manages to locate the
optimal solutions for the 6 optical netlists in about 0.2 to
0.9 hours. Such run-time is acceptable as the optical routing
problem size is fairly small, i.e., only the top global nets/pins
are mapped into the optical domain while the rest nets are
routed in the electrical domain.
8. CONCLUSION
In this paper we explored the synthesis of on-chip nanopho-
tonic WDM interconnects and presentedGLOW, a low power
optical router under thermal-reliability considerations. It is
evaluated on various testing cases showing significant optical
power reduction compared with a baseline greedy method.
We believe a lot of future research can be done to co-optimize
the CAD and the nanophotonics technologies in the physical
design area.
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